LMX1204RHAR

Texas Instruments
595-LMX1204RHAR
LMX1204RHAR

Mfr.:

Paglalarawan:
Phase Locked Loops - PLL 12.8-GHz RF buffer m ultiplier and divid

ECAD Model:
I-download ang libreng Library Loader para i-convert ang file na ito para sa iyong ECAD Tool. Matuto nang higit pa tungkol sa ECAD Model.

Availability

Stock:
Hindi Naka-stock
Lead-Time ng Pabrika:
18 (na) Linggo Tinatayang oras ng paggawa sa pabrika.
Minimum: 2500   Mga Multiple: 2500
Presyo ng Unit:
₱-.--
Ext. Presyo:
₱-.--
Est. Taripa:
LIBRENG Ipapadala ang Produktong Ito

Presyo (PHP)

Dami Presyo ng Unit
Ext. Presyo
Buo Reel (Mag-order sa multiple ng 2500)
₱10,228.88 ₱25,572,200.00

Katangian ng Produkto Value ng Attribute Pumili ng Attribute
Texas Instruments
Kategorya ng Produkto: Mga Phase Locked Loop - PLL
RoHS:  
RF PLLs and Synthesizers
1 Circuit
12.8 GHz
300 MHz
300 MHz to 12.8 GHz
2.6 V
2.4 V
Si
- 40 C
+ 85 C
SMD/SMT
VQFN-40
Reel
Brand: Texas Instruments
Bansa ng Pag-assemble: Not Available
Bansa ng Diffusion: Not Available
Bansang Pinagmulan: TH
Kit sa Pag-develop: LMX1204EVM
Antas ng Input: CML, LVDS, LVPECL
Maselan sa Moisture: Yes
Supply Current ng Pagpapatakbo: 1.05 A
Supply Voltage ng Pagpapatakbo: 2.4 V to 2.6 V
Uri ng Produkto: PLLs - Phase Locked Loops
Series: LMX1204
Dami ng Pack ng Pabrika: 2500
Subcategory: Wireless & RF Integrated Circuits
Nahanap na mga produkto:
Para maipakita ang mga katulad na produkto, pumili ng kahit na isang checkbox man lang
Pumili ng kahit isang checkbox sa itaas para magpakita ng katulad na produkto sa kategoryang ito.
Mga Piniling Attribute: 0

Kailangang i-enable ang JavaScript para gumana ito.

CNHTS:
8542391090
CAHTS:
8542390000
USHTS:
8542310030
TARIC:
8542399000
MXHTS:
8542399999
ECCN:
EAR99

LMX1204 JESD Buffer/Multiplexer/Divider

Texas Instruments LMX1204 JESD Buffer/Multiplexer/Divider has a high-frequency capability and extremely low jitter. This feature makes it a great approach to clock precision and high-frequency data converters without degradation to the signal-to-noise ratio. Each of the four high-frequency clock outputs and additional LOGICLK output, with a larger divider range, is paired with a SYSREF output clock signal. The SYSREF signal for JESD interfaces can either be internally generated or passed in as an input and re-clocked to the device clocks. For data converter clocking applications, having the clock jitter be less than the aperture jitter of the data converter is critical. In applications where more than four data converters must be clocked, various cascading architectures can be developed using multiple devices to distribute all the high-frequency clocks and SYSREF signals required. With a low jitter and noise floor, the Texas Instruments LMX1204, combined with an ultra-low noise reference clock source, is an exemplary selection for clocking data converters, especially when sampling above 3GHz.